

FACULTY PROFILE

Name: PRAMOD P.	Address: UPASANA, NEAR EMS MANDIRAM, KOVVAL STORE, KANHANGAD SOUTH P.O., KASARAGOD DISTRICT
Designation: Assistant Professor	Email: pramodp2006@gmail.com
Department: ECE	Mobile: 9447855635
ACADEMIC QUALIFICATIONS	
Doctoral (<i>Institute, year, Subject</i>)	Pursuing Ph.D(Division of Electronics, School of Engineering, Cochin University of Science and Technology (CUSAT), Kerala, India.)
P.G.	M.E.VLSI DESIGN, ANNA UNIVERSITY, 2012
U.G.	B.E. ECE, MADRAS UNIVERSITY, 2000
Other qualifications	MBA- ICFAI University. Executive Program for Young Professionals (post graduate management program) - IIM Calcutta
AREA OF INTEREST	
Digital System Design, Low Power Techniques, VLSI Design & Testing, and VLSI Signal Processing.	
WORK EXPERIENCE	

Teaching (<i>Period, position, Organization</i>)	Assistant Professor, ECE Department, LBS College of Engineering, Kasaragod (11/09/2002 to till date)
Industry	---
Others	---
RECENTLY TAUGHT COURSES	
MEMS, ASIC DESIGN, VLSI DESIGN, LOW POWER VLSI, CONTROL SYSTEMS, VLSI SIGNAL PROCESSING, CMOS VLSI, DIGITAL SYSTEM DESIGN	
OTHER RESPONSIBILITIES	
PUBLICATIONS (LATEST)	
Peer Reviewed Science cited International Journals	<ol style="list-style-type: none"> 1. Pramod P, Shahana, T.K., “ Exact and approximate multiplications for signal processing applications ”, <i>Microelectronics Journal</i>, Elsevier, Volume 132, February 2023, 105688 (Science Citation Index (SCI) Expanded) 2. Pramod P and Shahana, T.K., "High Throughput and Energy Efficient Linear Phase FIR Filter Architectures." <i>Microprocessors and Microsystems</i>, Elsevier, vol. 87, Nov. 2021, 104367. https://doi.org/10.1016/j.micpro.2021.104367 (Science Citation Index (SCI)) 3. Pramod P and Shahana, T.K., “An efficient architecture for signed carry save multiplication”, <i>IEEE letters of computer society</i>, Vol. 3, No. 1, pp. 9-12, January–June 2020, https://doi.org/10.1109/LOCS.2020.2971443 4. Pramod P, Shahana T.K., “Efficient modular hybrid adders and Radix-4 booth multipliers for DSP applications”, <i>Microelectronics Journal</i>, Elsevier, vol.96, feb. 2020, 104701, https://doi.org/10.1016/j.mejo.2020.104701 (Science Citation Index (SCI) Expanded) 5. Pramod P, Shahana T.K., “High throughput FIR filter architectures using retiming and modified CSLA based adders”, <i>IET</i>

	<p>Circuits, Devices and Systems, vol. 13, no. 7, pp. 1007-17, 2019, https://doi.org/10.1049/iet-cds.2019.0130 (Science Citation Index (SCI))</p> <p>6. Pramod P., Shahana T. K., “Delay and Energy Efficient Modular Hybrid Adder for Signal Processor Architectures”, IETE Journal of Research - Taylor & Francis, 2 June 2019, https://doi.org/10.1080/03772063.2019.1627917 (<i>Science Citation Index (SCI) Expanded</i>)</p> <p>7. Pramod P, Shahana, T.K., “High throughput adaptive filter architecture using modified transpose form FIR filters”, Journal of Advanced Research in Dynamical and Control Systems, vol. 10, no. 15, pp. 68-82, Nov. 2018, ISSN 1943023X, (<i>Scopus indexed</i>)</p> <p>8. Pramod P. and Shahana T.K., “High throughput and energy efficient FIR filter architectures using retiming and two level pipelining”, Procedia Computer Science (Elsevier), Volume 171, 2020, Pages 617-626</p>
Peer Reviewed Science cited International Conferences	<p>1) Pramod P. and Shahana T.K., “High throughput and energy efficient FIR filter architectures using retiming and two level pipelining”, Third International Conference on Computing and Networking Communications (COCONET), Thiruvananthapuram, 18-20, December 2019</p>

Date: 21 06 23

Signature: